JPH0343783B2 - - Google Patents

Info

Publication number
JPH0343783B2
JPH0343783B2 JP58172885A JP17288583A JPH0343783B2 JP H0343783 B2 JPH0343783 B2 JP H0343783B2 JP 58172885 A JP58172885 A JP 58172885A JP 17288583 A JP17288583 A JP 17288583A JP H0343783 B2 JPH0343783 B2 JP H0343783B2
Authority
JP
Japan
Prior art keywords
module
card
layer
resin
sealing resin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58172885A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6065552A (ja
Inventor
Yoshihiko Nakahara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyodo Printing Co Ltd
Original Assignee
Kyodo Printing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyodo Printing Co Ltd filed Critical Kyodo Printing Co Ltd
Priority to JP58172885A priority Critical patent/JPS6065552A/ja
Publication of JPS6065552A publication Critical patent/JPS6065552A/ja
Publication of JPH0343783B2 publication Critical patent/JPH0343783B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07745—Mounting details of integrated circuit chips
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49855—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers for flat-cards, e.g. credit cards
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Theoretical Computer Science (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Credit Cards Or The Like (AREA)
JP58172885A 1983-09-21 1983-09-21 Ｉｃカードおよびその製造方法 Granted JPS6065552A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58172885A JPS6065552A (ja) 1983-09-21 1983-09-21 Ｉｃカードおよびその製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58172885A JPS6065552A (ja) 1983-09-21 1983-09-21 Ｉｃカードおよびその製造方法

Publications (2)

Publication Number Publication Date
JPS6065552A JPS6065552A (ja) 1985-04-15
JPH0343783B2 true JPH0343783B2 (en]) 1991-07-03

Family

ID=15950122

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58172885A Granted JPS6065552A (ja) 1983-09-21 1983-09-21 Ｉｃカードおよびその製造方法

Country Status (1)

Country Link
JP (1) JPS6065552A (en])

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6265270U (en]) * 1985-10-15 1987-04-23
US6207004B1 (en) 1996-06-17 2001-03-27 Mitsubishi Denki Kabushiki Kaisha Method for producing thin IC cards and construction thereof
CN1079053C (zh) * 1996-06-17 2002-02-13 三菱电机株式会社 制造薄ic卡的方法及其结构

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5113625A (ja) * 1974-07-19 1976-02-03 Kubota Ltd Konbain

Also Published As

Publication number Publication date
JPS6065552A (ja) 1985-04-15

Similar Documents

Publication Publication Date Title
AU627124B2 (en) Personal data card construction
JPS63147693A (ja) Ｉｃカ−ドの製造方法
JP2010508169A (ja) 少なくとも１つの電子モジュールを備えるカードを製造する方法、本方法中に製作されるアセンブリ、及び中間生成物
JPH1191275A (ja) 非接触型ｉｃカードの製造方法および非接触型ｉｃカード
US5849230A (en) Method of manufacturing a card with a built-in electronic part, formed of a plurality of resin layers
JPH0343783B2 (en])
JP4842177B2 (ja) 回路基板及びパワーモジュール
JPH10302040A (ja) 薄型電子機器の製法および薄型電子機器
JP3116998B2 (ja) Ｉｃカードの製造方法
KR20190014002A (ko) 카드형 인쇄회로 기판의 봉지 방법
JPH0245027Y2 (en])
JPH0355875B2 (en])
JP2000155822A (ja) 非接触型ｉｃカード
JP3145100B2 (ja) Ｉｃカードの製造方法
JPH0216234B2 (en])
JPH0216235B2 (en])
JP3344655B2 (ja) プリント配線板の製造方法及びプリント配線板製造用のプレス装置
CN219395143U (zh) 一种具有防溢胶结构的rfpc
JPS5983285A (ja) カ−ド製造法
JPS6253895A (ja) Ｉｃカ−ドの製造方法
JP3881195B2 (ja) 半導体部品実装済部品の製造方法、半導体部品実装済部品、半導体部品実装済完成品の製造方法、及び半導体部品実装済完成品
JPH0312554Y2 (en])
TW529316B (en) Method for making composite plate
JPS602347A (ja) 凹部を有するカ−ドの製造方法
JPH0516585A (ja) Ｉｃカード、ｉｃカード用モジユールおよびｉｃカードの製造方法